본문 바로가기
  • 학술저널

표지

DBpia에서 서비스 중인 논문에 한하여 피인용 수가 반영됩니다. 내서재에 논문을 담은 이용자 수의 총합입니다.

초록·키워드 목차

Clock skew scheduling is one of the essential steps to be carefully performed during the design process. This work addresses the clock skew optimization problem integrated with the consideration of the inter-dependent relation between the setup and hold times, and clock to-Q delay of ip-ops, so that the time margin is more accurately and reliably set aside over that of the previous methods, which have never taken the integrated problem into account. Precisely, based on an accurate exible model of setup time, hold time, and clock-to-Q delay, we propose a stepwise clock skew scheduling technique in which at each iteration, the worst slack of setup and hold times is systematically and incrementally relaxed to maximally extend the time margin. The effectiveness of the proposed method is shown through experiments with benchmark circuits, demonstrating that our method relaxes the worst slack of circuits, so that the clock period (Tclk) is shortened by 4.2% on average, namely the clock speed is improved from 369 MHz~2.23 GHz to 385 MHz~2.33 GHz with no time violation. In addition, it reduces the total numbers of setup and hold time violations by 27.7%, 9.5%, and 6.7% when the clock periods are set to 95%, 90%, and 85% of the value of Tclk, respectively. #Clock skew scheduling #flexible flipflop timing model #static timing analysis

Abstract
Ⅰ. INTRODUCTION
Ⅱ. PRELIMINARY AND DEFINITIONS
Ⅲ. MOTIVATIONAL EXAMPLES
Ⅳ. CLOCK SKEW SCHEDULING FOR SLACK RELAXATION BASED ON FLEXIBLE FLIP-FLOP TIMING
Ⅴ. EXPERIMENTAL RESULTS
Ⅵ. CONCLUSION
REFERENCES

DBpia에서 서비스 중인 논문에 한하여 피인용 수가 반영됩니다.
Insert title here
논문의 정보가 복사되었습니다.
붙여넣기 하세요.