지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 발행연도
- 2019.5
- 수록면
- 2,330 - 2,335 (6page)
이용수
이 논문의 연구 히스토리 (2)
- 이 논문의 후속연구가 궁금하신가요?
- 연관 학술논문 또는 학술발표를 통해 보다 발전된 연구결과를 확인하실 수 있습니다.
- 이 논문의 연구 히스토리 확인하기
초록· 키워드
오류제보하기
Due to the recent increasing use of nonlinear loads and Grid Connected Inverters (GCIs), the harmonics are also increasing in the grid. The detrimental effects of the harmonics in the grid include the heating in the equipment and conductors, the misfiring in variable speed drives, the torque pulsations in motors and the asynchronization of the GCIs. Therefore, the standard such as IEEE 519 and P1547 forces the GCIs to meet a certain level of output quality in terms of harmonics, phase and frequency variation. In order to inject the pure active power to the grid, the synchronization between the grid and a GCI by a highperformance Phase Locked Loops (PLLs) is essential. Several kinds of PLL methods to synchronize the GCI under the distorted grid condition have been proposed. However, their performances are significantly degraded under the distorted grid condition, especially with a DC off-set and harmonics. In this paper a novel Digital Lock-in Amplifier (DLA) based PLL is proposed to improve the performance of the PLL under the highly distorted grid condition including the power quality events. Since the proposed DLA-PLL is composed of a robust Phase Sensitive detector (PSD), it is immune to any frequency component except the fundamental and the DC off-set present in the grid can be completely rejected. The superiority of the proposed DLA-PLL is proved by the simulation and experiments by comparing it to the results obtained with the six kinds of conventional PLL methods widely used under distorted grid condition.
목차
Abstract
I. INTRODUCTION
II. PROPOSED DIGITAL LOCK-IN AMPLIFIER
III. SIMULATION AND EXPERIMENTAL RESULTS
IV. Conclusion
REFERENCES
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
A Method to Improve the Performance of Phase-Locked Loop (PLL) for a Single-Phase Inverter Under the Non-Sinusoidal Grid Voltage Conditions
전력전자학회논문지
2018 .08
-
Benchmarking of Phase Locked Loop based Synchronization Techniques for Grid-Connected Inverter Systems
ICPE(ISPE)논문집
2015 .06
-
Performance Analysis of Three-Phase Phase-Locked Loops for Distorted and Unbalanced Grids
JOURNAL OF POWER ELECTRONICS
2017 .01
-
A Robust PLL Technique Based on the Digital Lock-in Amplifier under the Non-Sinusoidal Grid Conditions
전력전자학회 학술대회 논문집
2018 .11
-
A Method to Improve the Performance of Phase-Locked Loop (PLL) for a Single-Phase Inverter Under the Non-Sinusoidal Grid Voltage Conditions
전력전자학회 학술대회 논문집
2017 .11
-
Design of a High-performance High-pass Generalized Integrator Based Single-phase PLL
JOURNAL OF POWER ELECTRONICS
2017 .09
-
Benchmarking of Small-signal Dynamics of single-phase PLLs
ICPE(ISPE)논문집
2015 .06
-
Suppression of Harmonics and Instabilities of Single-Phase Inverters Caused by Delay-based Phase-Locked Loop in the Weak Grid
ICPE(ISPE)논문집
2019 .05
-
Dynamics Assessment of Grid-Synchronization Algorithms for Single-Phase Grid-Connected Converters
ICPE(ISPE)논문집
2015 .06
-
최소 샘플링의 고속푸리에 변환을 이용한 비정상 계통의 향상된 위상추종 및 고조파 검출 기법
전력전자학회논문지
2015 .02
-
A Hybrid Filtering Stage Based Quasi-type-1 PLL under Distorted Grid Conditions
JOURNAL OF POWER ELECTRONICS
2017 .05
-
실시간 시뮬레이션 시스템을 이용한 PLL 설계
Proceedings of KIIT Conference
2018 .06
-
3상 계통 연계형 인버터의 PLL 방법
대한전기학회 학술대회 논문집
2023 .10
-
Performance Evaluations of Four MAF-Based PLL Algorithms for Grid-Synchronization of Three-Phase Grid-Connected PWM Inverters and DGs
JOURNAL OF POWER ELECTRONICS
2016 .09
-
CMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies
Journal of Electromagnetic Engineering And Science
2017 .04
-
Type-3 PLL Based Speed Estimation Scheme for Sensorless Linear Induction Motor Drives
ICPE(ISPE)논문집
2019 .05
-
DC 오프셋 제거 성능을 갖는 단상 PLL 설계
전기학회논문지
2024 .12
-
A Robust Harmonic Compensation Technique for the Single Phase Grid Connected Inverters under the Distorted Grid Voltage Conditions
ICPE(ISPE)논문집
2019 .05
-
계통연계형 단상 태양광 인버터 PLL 분석
대한전기학회 학술대회 논문집
2019 .07
-
Double-PLL을 이용한 홀 센서 기반 PMSM 제어의 위치 추정 성능 개선
전력전자학회논문지
2017 .06
이 논문의 저자 정보
최근 본 자료
댓글(0)
0