인문학
사회과학
자연과학
공학
의약학
농수해양학
예술체육학
복합학
DBpia AI
AI 에이전트
AI 아이디어
AI 리더
AI 뷰어
Citeasy
크롬 서지관리 다운로드
지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 저자정보
피인용 0
초록·키워드
A new circuit architecture is proposed for a high speed and high accuracy sample and hold circuit that minimizes the hold step error. The high-resolution circuit is the most important aspect of A/D or D/A converters with the circuit speed. In this paper, a new sample and hold circuit that improves circuit performance - high speed and high accuracy- is proposed. The proposed sample and hold circuit operates open loop sample and hold circuit in sampling mode and closed loop sample and hold circuit in holding mode. So it acquires high speed in sampling mode and high accuracy -less dependent on the clock feedthrough- by reducing charge injection effect of MOS switch in holding mode. Moreover, with the development of multimedia and image signal processing, there are mass growth of the need of analog to digital(A/D), digital to analog(D/A) converters that have high resolutions and high conversion speed. Especially, the speed and accuracy of A/D converters are swayed by the performance of SAH circuits that transmit input signal to the A/D converters. But, there are a few limitations of the above performance and charge injections that originated in MOS switches and acts as a main noise source, degenerates the performance of the SAH circuits, because it results in nonlinearities and gain errors. There have been many ongoing researchs for this limitation and closed-loop SAH circuit has been mainly used as a compensation circuit. Though it improves the accuracy, it has a severe drawback lower the speed of the A/D converters. So closed-loop SAH circuits are not adequate for high-speed systems. In this paper, a new design method of the SAH circuits have high accuracy without degradation of speed is proposed.
본문·목차
인공지능 문자 인식 모델을 통해 추출된 텍스트로, 일부 오타나 오류가 포함될 수 있으나 지속적으로 개선 중입니다.
오류를 발견하셨다면 해당 부분을 드래그한 후 ' 를 통해 신고해주세요.
오류를 발견하셨다면 해당 부분을 드래그한 후 ' 를 통해 신고해주세요.
최근 본 자료 전체보기
UCI(KEPA) : I410-ECN-0101-2014-569-001015979
