메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
(서울대학교) (서울대학교) (삼성전자) (서울대학교) (서울대학교) (세종대학교) (서울대학교)
저널정보
대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.12 No.3
오류 신고하기

피인용 0

검색

    초록·키워드

    The causes of showing different subthreshold slopes (SS) in programmed and erased states for two different charge trap flash (CTF) memory devices, SONOS type flash memory with gate-all-around (GAA) structure and TANOS type NAND flash memory with planar structure were investigated. To analyze the difference in SSs, TCAD simulation and low-frequency noise (LFN) measurement were fulfilled. The device simulation was performed to compare SSs considering the gate electric field effect to the channel and to check the localized trapped charge distribution effect in nitride layer while the comparison of noise power spectrum was carried out to inspect the generation of interface traps (NIT). When each cell in the measured two memory devices is erased, the normalized LFN power is increased by one order of magnitude, which is attributed to the generation of NIT originated by the movement of hydrogen species (h<SUP>*</SUP>) from the interface. As a result, the SS is degraded for the GAA SONOS memory device when erased where the N<SUB>IT</SUB> generation is a prominent factor. However, the TANOS memory cell is relatively immune to the SS degradation effect induced by the generated N<SUB>IT</SUB>.

    최근 본 자료 전체보기

      UCI(KEPA) : I410-ECN-0101-2014-569-001261237