메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
(Ehime University) (Ehime University) (Ehime University) (Ehime University) (University of Wisconsin - Madison)
저널정보
대한전자공학회 ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications ITC-CSCC 2015
오류 신고하기

피인용 0

검색

    초록·키워드

    Presence of hazards can often lead to poor diagnosis. In this paper we propose a diagnosis method for gate delay faults in the presence of clock delays and hazards. Candidate faults are deduced using a fault dictionary which is created by the fault simulation considering hazard signals. Our diagnosis method can deduce candidate faults successfully even when a fault is activated by a hazard signal or when hazard signals are propagated to outputs, though conventional methods without considering hazards often fail to do so.

    최근 본 자료 전체보기

      UCI(KEPA) : I410-ECN-0101-2016-569-001693962