메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
(Hongik University)
저널정보
대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.18 No.3
오류 신고하기

피인용 0

검색

    초록·키워드

    In STT-MRAMs, switching characteristics of MTJ and the source degeneration of the access transistor lead to unbalanced switching times for Pto-AP and AP-to-P (P: parallel, AP: anti-parallel) transitions during write operations: one transition (AP-to-P) completes faster than the other transition (P-to-AP). As a result, the bit-cell write time is determined by the P-to-AP switching. However, for bit-cells undergoing AP-to-P transition, the current flows through the bit-cells even after the switching is complete, leading to unnecessary write energy consumption. In order to address the write energy wastage and improve energy efficiency of an STTMRAM, we propose three design techniques: 1) Lowvoltage Bit-Line Drive (LBLD), 2) Bit-Line Gating (BLG), and 3) Hybrid Bit-Line Driver (HBLD). The proposed techniques achieve write energy reduction by 71-84% for AP-to-P switching.

    최근 본 자료 전체보기