메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
(Beijing Smart-Chip Microelectronics Technology) (Beijing Smart-Chip Microelectronics Technology) (Beijing Smart-Chip Microelectronics Technology) (Beijing Smart-Chip Microelectronics Technology) (Beijing Smart-Chip Microelectronics Technology) (Beijing Smart-Chip Microelectronics Technology) (Beijing Smart-Chip Microelectronics Technology) (Sun Yat-sen University) (Sun Yat-sen University)
저널정보
대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.25 No.1
오류 신고하기

피인용 0

검색

    초록·키워드

    The layout of matching devices is crucial in analog circuit design as it impacts matching, parasitic effects, and performance. Common-centroid layout, a popular method, minimizes mismatches but designing an efficient algorithm is challenging. This paper introduces a comprehensive automated matching placement algorithm for analog circuits, optimizing both common-centroid requirements and device positions to enhance accuracy and minimize area. Under the premise of minimizing performance degradation, we implemented a fully automated process from netlist to final design, demonstrating effective matching placement for transistor arrays in differential pairs and current mirrors, significantly reducing layout area and parasitic effects.

    최근 본 자료 전체보기

      UCI(KEPA) : I410-151-25-02-092296653