메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
(동아대학교) (동아대학교)
저널정보
대한산업공학회 대한산업공학회지 대한산업공학회지 제51권 제2호
오류 신고하기

피인용 0

검색

    초록·키워드

    Semiconductor manufacturing processes are characterized by high complexity and long lead times, making efficient production planning crucial. Existing methods using fixed and proportional lead times fail to adequately reflect production line variability. This study proposes an optimization model for semiconductor production planning that considers production line availability. The proposed model addresses this issue by distinguishing between available and non-available work-in-process (WIP). The suggested model was tested using a simulation method, which verified that it significantly reduces the discrepancy between planned and actual throughput, enhancing the feasibility of production plans while demonstrating superior performance in achieving high order fulfillment rates. Additionally, it maintained short lead times while reducing the variance in WIP and achieving high production volumes. This facilitates the company in managing its production line efficiently, thereby promoting improvements in productivity and profitability.

    최근 본 자료 전체보기

      UCI(KEPA) : I410-151-25-02-092738361