메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
(Dankook University) (Dankook University) (Dankook University) (Dankook University) (Dankook University)
저널정보
대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.25 No.4
오류 신고하기

피인용 0

검색

    초록·키워드

    In this paper, we investigate a technique that integrates a PNP bipolar junction transistor (BJT) to reduce the trigger voltage of a 4H-SiC-based Gate-Grounded NMOS (GGNMOS). The proposed ESD protection circuit lowers the trigger voltage by adding a P+ region to the conventional GGNMOS structure and prevents leakage current by connecting the gate electrode, which was previously linked to the cathode, to the PNP BJT. Through this design, the discharge operation and reliability of the 4H-SiC-based ESD protection circuit are enhanced, while the wide snapback characteristics are improved. To compare and analyze the current discharge behavior of the proposed ESD protection circuit, the electrical characteristics of the device were measured using a Transmission Line Pulse (TLP) test system. Additionally, the measurement results were analyzed based on variations in the design parameter D1(Spacing between N+ and P+ at the anode terminal), and the electrical characteristics under temperature variations were examined to verify the thermal reliability of the 4H-SiC-based ESD protection circuit.

    최근 본 자료 전체보기

      UCI(KEPA) : I410-151-25-02-093953577