메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
(Yonsei University) (Yonsei University) (Yonsei University) (Yonsei University) (Yonsei University)
저널정보
대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.25 No.4
오류 신고하기

피인용 0

검색

    초록·키워드

    The CXL interface enhances scalability for memory expansion, which is crucial for the demands of emerging memory-intensive applications. However, mismatches between traditional memory hierarchies and CXL- enabled memory, particularly when using SSDs as memory space, present critical issues that have not previously been addressed. This paper investigates the deployment of CXL technology in SSDs and the associated data management challenges that differ from those in traditional memory systems. We explore the potential issues of utilizing SSDs as system memory via CXL interfaces, emphasizing the substantial performance bottlenecks caused by by-passing traditional DRAM caching, which leads to CPU resource contention, unintended adverse effects on DRAM, and inefficiencies in SSD access. Based on our findings, we propose improvements to mitigate such challenges by optimizing memory management strategies and system architecture implementations to leverage CXL-enabled SSDs’ capabilities fully.

    최근 본 자료 전체보기

      UCI(KEPA) : I410-151-25-02-093953602