메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
(SK hynix) (SK hynix) (SK hynix) (SK hynix) (SK hynix) (SK hynix) (SK hynix) (SK hynix) (SK hynix)
저널정보
대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.25 No.5
오류 신고하기

피인용 0

검색

    초록·키워드

    Advanced Packaging (AP) is driving innovation beyond the limits of traditional Moore’s Law scaling. Among various advanced packaging technologies, High-Bandwidth Memory (HBM) is gaining significant attention for next-generation semiconductors. As the number of stacked layers in high-bandwidth memory increases, wafer and chip warpage become critical quality factors directly impacting yield and reliability. However, there is currently no equipment or method for direct in-line measurement of chip warpage, as ultra-thin wafers are bonded to carrier wafers during handling, making warpage measurement in this state meaningless. This paper presents the world’s first research on a direct, large-scale, non-destructive chip warpage measurement process applicable in in-line manufacturing. We developed a novel measurement method based on specialized process treatments and hardware modifications. Experimental validation confirmed the accuracy and reliability of the proposed approach. The resulting high-volume chip-level warpage data showed a strong correlation with actual measurements, demonstrating that the method provides highly meaningful data for mass production applications. The results of this study have been implemented into measurement equipment and developed into a commercialized solution currently in use.

    최근 본 자료 전체보기

      UCI(KEPA) : I410-151-26-02-094303263