인문학
사회과학
자연과학
공학
의약학
농수해양학
예술체육학
복합학
지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
학술저널
DBpia Top 10%
오류 신고하기해당 페이지 내 제목·저자·목차·페이지정보가 잘못된 경우 알려주세요!
논문 기본 정보
- 저자정보
초록·키워드
Three-dimensional (3D) High Bandwidth Memory (HBM) packages suffer from limited heat removal through the low thermal conductivity epoxy molding compound (EMC). Heat from the logic die is forced to traverse only through the stacked DRAM dies, which elevates the logic die temperature and corner stress. We propose a hollow rectangular copper structure named a plugged sidewall, embedded in the mold region surrounding the DRAM stack. This structure forms high thermal conductivity heat dissipation paths and provides mechanical constraint. Through 3D finite element analysis (FEA) simulation across 4-dies, 8-dies, 12-dies, and 16-dies stack configurations, we verified the effectiveness of the proposed structure. The proposed package design lowered the maximum package temperature by more than 13% for all stack heights compared to the conventional structures, effectively alleviating thermal hotspots formed at the logic die. Heat flux analysis showed that heat from the logic die was diverted to the sidewall embedded in the EMC region, indicating that previously nonexistent heat dissipation path within the EMC region was created by the new structure. In addition, the average thermal stress at the four corners of the logic die decreased more than 32% for all cases. Simulation results conforms that our proposed design offers a practical path to improve heat dissipation and robustly expands thermal headroom while mitigating corner-dominated thermal stress for high-stacked 3D HBM packages.
본문·목차
인공지능 문자 인식 모델을 통해 추출된 텍스트로, 일부 오타나 오류가 포함될 수 있으나 지속적으로 개선 중입니다.
오류를 발견하셨다면 해당 부분을 드래그한 후 ' 를 통해 신고해주세요.
오류를 발견하셨다면 해당 부분을 드래그한 후 ' 를 통해 신고해주세요.
최근 본 자료 전체보기
UCI(KEPA) : I410-151-26-02-096547414