메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
(Ajou University) (Ajou University) (Ajou University) (Ajou University) (Pusan National University) (Ajou University)
저널정보
대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.26 No.4
오류 신고하기

피인용 1

검색

    초록·키워드

    The Complementary Metal Oxide Semiconductor (CMOS) inverter is a fundamental digital circuit in the semiconductor industry due to its low power consumption and high-speed performance. Especially, fully depleted silicon-on-insulator (FDSOI) devices provide significant advantages in low power consumption and process simplicity. To optimize this CMOS inverter for various environments, Technology Computer Aided Design (TCAD) simulation is utilized since multiple factors need to be considered. However, optimization of numerous factors is inefficient due to its repeatability and restricted computing resources. In this work, a novel approach to CMOS inverter optimization is proposed applying the Deep Learning (DL) algorithm which consists of neural network for an efficiency. To optimize the DL model for CMOS inverter data, we iteratively refined the model based on metrics such as Mean Squared Error (MSE), Mean Absolute Error (MAE), etc. As a result, we obtain a model with a low error rate while avoiding overfitting. Using this optimized DL model, we perform the optimization process and identify an optimal point where delay time is improved by 69.4% and power loss by 71.4% compared to the reference device.

    최근 본 자료 전체보기