메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
(국립금오공과대) (국립금오공과대)
저널정보
대한전기학회 전기학회논문지 전기학회논문지 제75권 제10호
오류 신고하기

피인용 0

검색

    초록·키워드

    This paper proposes an enhanced three-phase Phase-Locked Loop (PLL) algorithm based on Cascaded Delayed Signal Cancellation (CDSC) for accurate per-phase detection under unbalanced grid conditions. PLL is essential for extracting grid frequency and phase in grid-connected power converter applications. However, conventional three-phase PLLs are mainly used for inverter control and have limitations in accurately estimating independent per-phase quantities under voltage unbalance and grid distortion. To address this limitation, an enhanced CDSC-PLL is proposed, in which each phase is independently processed and an average-based compensation method is applied. Through this approach, the effects of the harmonic components in the estimated angular frequency are reduced. The performance of the proposed algorithm was verified under unbalanced grid conditions. The results show that the proposed method achieves improved harmonic suppression and effective per-phase phase estimation compared with a Moving Average Filter (MAF)-based PLL and a conventional CDSC-PLL.

    최근 본 자료 전체보기