메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
(Namseoul University)
저널정보
대한전기학회 Journal of Electrical Engineering & Technology Journal of Electrical Engineering & Technology Vol.13 No.4
오류 신고하기

피인용 1

검색

    초록·키워드

    In this paper, a methodology was proposed to reduce the electrical level and spatial size of the smart grid with distributed generations (DGs) to a scale in which the electrical phenomena and control strategies for disturbances on the smart grid could be safely and freely experimented and observed. Based on the design methodology, a micro smart grid simulator with a substation transformer capacity of 190VA, voltage level of 19V, maximum breaking current of 20A and size of 2 x 2 ㎡ was designed by reducing the substation transformer capacity of 45MVA, voltage level of 23kV and area of 2 x 2 k㎡ of the smart grid to over one thousandth, and also reducing the maximum breaking current of 12kA of the smart grid to 1/600. It was verified that the proposed design methodology and designed micro smart grid simulator were very effective by identifying how all of the fault currents are limited to within the maximum breaking current of 20A, and by confirming that the maximum error between the fault currents obtained from the fault analysis method and the simulation method is within 1.8% through the EMTP-RV simulation results to the micro smart grid simulator model.

    최근 본 자료 전체보기

      UCI(KEPA) : I410-ECN-0101-2018-560-002230515