메뉴 건너뛰기

추천
검색
질문

논문 기본 정보

자료유형
학술저널
저자정보
저널정보
대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.19 No.1
발행연도
수록면
30 - 41 (12page)
DOI
10.5573/JSTS.2019.19.1.030

이용수

표지
📌
연구주제
📖
연구배경
🔬
연구방법
이 논문의 연구방법이 궁금하신가요?
🏆
연구결과
이 논문의 연구결과가 궁금하신가요?
AI에게 요청하기
추천
검색
질문

초록· 키워드

This paper presents a fully differential implantable neural recording front-end IC for monitoring neural activities. Each analog front-end (AFE) consists of a low-noise amplifier (LNA), a variable gain amplifier (VGA), and a buffer. The output signal of the AFE is digitized through a successive approximation register analog-to-digital converter (SAR ADC). The LNA adopts the currentreuse technique to improve the current efficiency, achieving the power consumption as low as 0.95 μW. The implemented LNA has the gain of 40 dB, the lowpass cutoff frequency of 10 kHz, and the high-pass cutoff frequency of sub-1 Hz which is realized using the current-controlled pseudoresistor. The VGA controls the gain from 21.9 dB to 33.9 dB for efficient digitization while consuming the power of 0.35 μW. The buffer drives the capacitive DAC of the ADC and consumes the power of 3.28 μW. The fabricated AFE occupies the area of 0.11 ㎟/Channel and consumes 4.6 μW/Channel under 1-V supply voltage. Each channel achieves the input-referred noise of 2.88 μV<SUB>rms</SUB>, the NEF of 2.38, and the NEF²V<SUB>DD</SUB> of 5.67. The front-end IC is implemented in a standard 1P6M 0.18-mm CMOS process.
상세정보 수정요청해당 페이지 내 제목·저자·목차·페이지
정보가 잘못된 경우 알려주세요!

목차

  1. Abstract
  2. Ⅰ. INTRODUCTION
  3. Ⅱ. PROPOSED ARCHITECTURE
  4. Ⅲ. CIRCUIT DESIGN
  5. Ⅳ. MEASUREMENT RESULTS
  6. Ⅴ. CONCLUSION
  7. REFERENCES

참고문헌

참고문헌 신청

최근 본 자료

전체보기
UCI(KEPA) : I410-ECN-0101-2019-569-000426003