메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

피인용 0

검색

    초록·키워드

    A 1.2 V 7-bit 1 GS/s CMOS flash ADC with an interpolation factor of 4 is implemented by using a 0.13 ㎛ CMOS process. A digital calibration of DC reference voltage is proposed for the 1<SUP>st</SUP> preamp array to compensate for the input offset voltage of differrential amplifiers without disturbing the high-speed signal path. A 3-stage cascaded voting process is used in the digital encoder block to eliminate the conescutive bubbles up to seven completely, if the 2<SUP>nd</SUP> preamp output is assumed to have a single bubble at most. ENOB and the power consumption were measured to be 5.88 bits and 212 ㎽ with a 195 ㎒ 400 ㎷<SUB>p-p</SUB> sine wave input.

    최근 본 자료 전체보기