지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 발행연도
- 2013.11
- 수록면
- 345 - 348 (4page)
이용수
초록· 키워드
오류제보하기
One of the important components of a receiver is the low noise amplifier (LNA). The challenges of LNA design include ability to achieve high gain, low noise figure and better linearity at low power consumption within the required frequency. In this paper, our design is based on Impulse Response (IR) Ultra-Wideband (UWB) transceiver operating at 3.1 - 4.6㎓. Hence the LNA designed has been optimized for Low noise figure, considerably high gain and better linearity at low power consumption, which make it suitable for implant-able radio application. The process technology used here is 0.25㎛ CMOS Silanna process.
목차
Abstract
Ⅰ. INTRODUCTION
Ⅱ. DESIGNED LNA CIRCUIT TOPOLOGY AND OPTIMIZATION METHOD
Ⅲ. MEASURED RESULTS
Ⅳ. CONCLUSION
REFERENCES
참고문헌 (0)
참고문헌 신청이 논문의 저자 정보
이 논문과 함께 이용한 논문
Design of a 1~10 ㎓ High Gain Current Reused Low Noise Amplifier in 0.18㎛ CMOS Technology
Nackgyun Seong
,
Yohan Jang
,
Jaehoon Choi
Journal of Electromagnetic Engineering And Science
2011
.03
Design of Low-Power 24 ㎓ CMOS Low Noise Amplifier
Seok-Ho Noh
,
Jee-Youl Ryu
제어로봇시스템학회 논문지
2021
.11
저전력 24㎓ 저잡음 증폭기 개발
노석호
,
류지열
한국정보기술학회논문지
2020
.08
Noise analysis of cascode LNA with 65nm CMOS technology
Youngho Jung
,
Minsuk Koo
한국정보통신학회논문지
2020
.05
Development of Low-power Low-noise CMOS LNA for 24-GHz Automotive Radar
Mu
,
od Ku
,
banov
외 1명
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2020
.04
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2016-569-001049248