메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
저널정보
대한전자공학회 KITE JOURNAL OF ELECTRONICS ENGINEERING KITE JOURNAL OF ELECTRONICS ENGINEERING 제7권 1호
오류 신고하기

피인용 0

검색

    초록·키워드

    This paper describes the design of a high-performance VLSI processor, HiDSP, tailored for digital signal processing. HiDSP supports 24-bit fixed-point arithmetic and 56-bit multiply-and-accumulation operations in parallel. Having been implemented in a 4-stage pipelined datapath, HiDSP completes two data movements in one pipeline stage in parallel with an arithmetic and logic operation. The distributed control logic for interrupt handling and loop processing makes it possible to realize DSP algorithms efficiently. HiDSP has been designed by a top-down approach using VHDL, and implemented by 0.8 μm CMOS gate array technology. Experimental results show that HiDSP executes several benchmark programs faster than DSP56000.

    최근 본 자료 전체보기

      UCI(KEPA) : I410-ECN-0101-2009-569-013329245