메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
저널정보
대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.9 No.3
오류 신고하기

피인용 0

검색

    초록·키워드

    The reliability of hafnium oxide gate dielectrics incorporating lanthanum (La) is investigated. nMOSFETs with metal/La-doped high-k dielectric stack show lower V<SUB>th</SUB> and I<SUB>gate</SUB>, which is attributed to the dipole formation at the high-k/SiO₂ interface. The reliability results well correlate with the dipole model. Due to lower trapping efficiency, the La-doping of the high-k gate stacks can provide better PBTI immunity, as well as lower charge trapping compared to the control HfSiO stacks. While the devices with La show better immunity to positive bias temperature instability (PBTI) under normal operating conditions, the threshold voltage shift (ΔV<SUB>th</SUB>) at high field PBTI is significant. The results of a transconductance shift (ΔG<SUB>m</SUB>) that traps are easily generated during high field stress because the La weakens atomic bonding in the interface layer.

    최근 본 자료 전체보기

      UCI(KEPA) : I410-ECN-0101-2009-569-018856405