메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
저널정보
대한전기학회 Journal of Electrical Engineering and information Science Journal of Electical Engineering and information Science Vol.2 No.4
오류 신고하기

피인용 0

검색

    초록·키워드

    A new SOI NMOSFET with a ‘LOCOS-like’ shape self-aligned polysilicon gate formed on the recessed channel region has been fabricated by a mix-and-match technology. For the first time, a new scheme for implementing self-alignment in both source / drain and gate structure in recessed channel device fabrication was tried. Symmetric source / drain doping profile was obtained and highly symmetric electrical characteristics were observed. Drain current measured from 0.3 μm SOI devices with V_T of 0.77 V and Tox = 7.6 nm is 360 μA/μm at V_GS = 3.5 V and V_DS = 2.5 V. Improved breakdown characteristics were obtained and the BV_DSS (the drain voltage for 1 nA/μm of I_D at V_GS = 0 V) of the device with L_eff = 0.3 μm under the floating body condition was as high as 3.7 V. Problems for the new scheme are also addressed and more advanced device structure based on the proposed scheme is proposed to solve the problems.

    최근 본 자료 전체보기

      UCI(KEPA) : I410-ECN-0101-2009-560-018974698