메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

피인용 0

검색

    초록·키워드

    A new compact 3-gates single-electron transistor (SET) model for circuit simulation by SPICE is introduced. In addition to the three gates, a random background charge QO is included in the model. The Coulomb oscillation in drain-source current (Ids) versus gate-source voltage (Vgs) characteristics and the Coulomb staircase in Ids versus drain-source voltage (Vds) will be calculated, and the calculated results will be compared with the results of the Monte-Carlo simulator. One simulation example of SE-FET hybrid circuits, combining SETs and FETs, is successfully calculated.

    최근 본 자료 전체보기

      UCI(KEPA) : I410-ECN-0101-2013-569-001057726