지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 저널정보
- 대한전자공학회 ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications ITC-CSCC : 2008
- 발행연도
- 2008.7
- 수록면
- 529 - 532 (4page)
이용수
초록· 키워드
오류제보하기
A improved bipolar multiplier using a high linear transconductors with wide dynamic range for accuracy instrumentation system was designed. The multiplier consists of two high linear transconductors, a multiplier core, and a differential to single-ended converter. The transconductor has high linear and wide dynamic input range because of adaptive bias circuits. For the verification of the performance for the proposed multiplier, we simulated with the circuit of the commercial device of the AD534. The simulation result shows that the AD534 has dynamic range of ±10V and the proposed multiplier has ±13V at supply voltage ±15V, respectively. The linearity error of the proposed multiplier was five times smaller than that of the AD534. The power dissipation of the multipliers were the same.
목차
Abstract
1. Introduction
2. Circuit descriptions
3. Simulation results and Discussion
4. Conclusions and future subject
5. References
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
A Level Shifter for a Bias-Offset Transconductor
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2008 .07
-
Multiplier 합성
대한전자공학회 기타 간행물
1992 .01
-
3직 Rate Multiplier의 설계 ( On the Design Methods of Ternary Rate Multiplier )
한국통신학회지(정보와통신)
1981 .01
-
광대역 선형 트랜스컨덕터를 이용한 멀티플라이어의 설계 ( A Design of Multiplier using Wide-Range Linear Transconductor )
한국통신학회 학술대회논문집
1993 .01
-
광대역 선형 트랜스컨덕터를 이용한 멀티플라이어의 설계
한국통신학회 학술대회논문집
1993 .11
-
A single low-voltage CMOS analog multiplier
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2007 .07
-
Low Power Multiplier Design using Partial Product Reorder and Pass Transistor Delay Profile
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2009 .07
-
Linear Transconductors Based on a Current-Controlled MOS Transconductor
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2007 .07
-
가중 인코딩 수를 이용한 직렬 십진 고정소수점 곱셈기 설계
대한전자공학회 학술대회
2014 .06
-
3値 Rate Multiplier의 設計
한국통신학회논문지
1981 .12
-
A Method to Improve Linearity of a Variable Operating Range Transconductor
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2008 .07
-
Implementation of High-Speed Multiplier Using Multi-Valued Logic Circuit
ICEIC : International Conference on Electronics, Informations and Communications
1998 .01
-
Implementation of High-speed multiplier Using Multi-Valued Logic circuit
ICEIC : International Conference on Electronics, Informations and Communications
1998 .08
-
Design of High speed 16x16 Multiplier Using by Multi Input Compressor
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2004 .07
-
Air-Multiplier를 이용한 환풍기 설계에 관한 연구
한국정밀공학회 학술발표대회 논문집
2010 .05
-
실시간 디지탈 신호 처리용 고속 MULTIPLIER 단일칩화에 관한 연구 ( A Study on the IC , Implementation of High Speed Multiplier for Real Time Digital Signal Processing )
한국통신학회논문지
1990 .07
-
An Area-Efficient GF(2m) MSD Multiplier based on an MSB Multiplier for Elliptic Curve LSI
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2007 .07
-
210 MHz 16 x 16 High-Performance Multiplier Soft Core
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2003 .07
-
실시간 디지탈신호 처리용 고속 MULTIPLIER 설계 및 단일칩화 연구.
한국통신학회 학술대회논문집
1990 .05
-
지연 고정 루프를 이용한 저전력 고성능 Frequency Multiplier
대한전자공학회 학술대회
2011 .11
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2013-569-001139849