지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 저널정보
- 대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.12 No.1
- 발행연도
- 2012.3
- 수록면
- 75 - 87 (13page)
이용수
초록· 키워드
오류제보하기
A design paradigm using sequential geometric programming is presented to accurately design CMOS op amps with BSIM3. It is based on new adaptive modeling of transistor parameters through the operating point simulation. This has low modeling cost as well as great simplicity and high accuracy. The short-channel dc, high-frequency small-signal, and short-channel noise models are used to characterize the physical behavior of submicron devices. For low-power and low-voltage design, this paradigm is extended to op amps operating in the subthreshold region. Since the biasing and modeling errors are less than 0.25%, the characteristics of the op amps well match simulation results. In addition, small dependency of design results on initial values indicates that a designed op amp may be close to the global optimum. Finally, the design paradigm is illustrated by optimizing CMOS op amps with accurate transfer function.
목차
Abstract
Ⅰ. INTRODUCTION
Ⅱ. SEQUENTIAL GEOMETRIC PROGRAMMING
Ⅲ. DESIGN PARADIGM IMPLEMENTATION
Ⅳ. DESIGN EXAMPLES
Ⅴ. CONCLUSIONS
APPENDIX
ACKNOWLEDGMENTS
REFERENCES
참고문헌 (25)
참고문헌 신청
1. [학술대회논문] - G. G. E. Gielen / 2005 / CAD tools for embedded analogue circuits in mixed-signal integrated systems on chip / IEE Proc. Comput. Digit. Tech 152 : 317 ~ 332
2. [학술지(정기간행물)] - M. M. Hershenson / 2001 / Optimal design of a CMOS op amp via geometricprogramming / IEEE Trans. Computer-Aided Designof Integrated Circuits and Systems 20 : 1 ~ 21
3. [학술지(정기간행물)] - P. Mandal / 2001 / CMOS op-amp sizing using a geometric programming formulation / IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 20 : 22 ~ 38
4. [학술지(정기간행물)] - X. Li / 2007 / Robust analog/RF circuit design with projectionbasedperformance modeling / IEEE Trans.Computer-Aided Design of Integrated Circuits andSystems 26 : 2 ~ 15
5. [학술지(정기간행물)] - W. Daems / 2003 / Simulationbased generation of posynomial performance models for the sizing of analog integrated circuits / IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 22 : 517 ~ 534
2. [학술지(정기간행물)] - M. M. Hershenson / 2001 / Optimal design of a CMOS op amp via geometricprogramming / IEEE Trans. Computer-Aided Designof Integrated Circuits and Systems 20 : 1 ~ 21
3. [학술지(정기간행물)] - P. Mandal / 2001 / CMOS op-amp sizing using a geometric programming formulation / IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 20 : 22 ~ 38
4. [학술지(정기간행물)] - X. Li / 2007 / Robust analog/RF circuit design with projectionbasedperformance modeling / IEEE Trans.Computer-Aided Design of Integrated Circuits andSystems 26 : 2 ~ 15
5. [학술지(정기간행물)] - W. Daems / 2003 / Simulationbased generation of posynomial performance models for the sizing of analog integrated circuits / IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 22 : 517 ~ 534
이 논문의 저자 정보
이 논문과 함께 이용한 논문
Small-Signal Analysis of a Differential Two-Stage Folded-Cascode CMOS Op Amp
Sang Dae Yu
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2014
.12
스퍼의 크기를 줄이기 위해 VCO 주기마다 전하가 전달되는 구조의 Feedforward 루프필터를 가진 위상고정루프
최혁환
한국정보통신학회논문지
2013
.10
전압 이득 향상을 위한 고전압 CMOS Rail-to-Rail 입/출력 OP-AMP 설계
안창호
,
이승권
,
장계언
외 2명
대한전자공학회 학술대회
2007
.05
I/Q 오차 보정 회로를 갖는 2.5㎓ Quadrature LC VCO 설계
변상진
,
심재훈
전자공학회논문지-SD
2011
.02
향상된 동상 신호 제거비를 갖는 완전 차동 OP-AMP
서강봉
,
송병근
,
이돈섭
외 2명
대한전자공학회 학술대회
1994
.11
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2013-569-001723090