인문학
사회과학
자연과학
공학
의약학
농수해양학
예술체육학
복합학
지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 저널정보
- 대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.17 No.5
- 발행연도
- 2017.10
- 수록면
- 709 - 716 (8page)
- DOI
- 10.5573/JSTS.2017.17.5.709
이용수
초록· 키워드
The FN-tunneling gate-current model for the three-dimensional recessed-channel structure including a geometrical effect is obtained. Further, the measurement results in the fabricated 60-nm DRAM chip are well fitted using our modeled simulation results in consideration of the cylindrical coordinate and the poly-depletion effect. As the recessed structure was scaled down to sub-50-nm technology with a very thin oxide thickness and a small radius, for which the reliability issues were considered, the geometrical effect seriously affected the memory-sensing margin. Our model presents a sound solution for the attainment of a fast and accurate FN-tunneling gate current to resolve the reliability issues of memory-cell transistors.
상세정보 수정요청해당 페이지 내 제목·저자·목차·페이지정보가 잘못된 경우 알려주세요!
목차
- Abstract
- I. INTRODUCTION
- II. PROPOSED MODELING
- III. RESULTS AND DISCUSSION
- IV. CONCLUSION
- REFERENCES