메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

추천
검색
질문

논문 기본 정보

자료유형
학술저널
저자정보
(Dankook University) (Dankook University)
저널정보
대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.21 No.1
발행연도
수록면
1 - 8 (8page)
DOI
10.5573/JSTS.2021.21.1.001

이용수

표지
📌
연구주제
📖
연구배경
🔬
연구방법
이 논문의 연구방법이 궁금하신가요?
🏆
연구결과
이 논문의 연구결과가 궁금하신가요?
AI에게 요청하기
추천
검색
질문

초록· 키워드

This study proposed and fabricated an all-directional whole-chip electrostatic discharge (ESD) protection circuit design, including input/output (I/O) and power clamps. The proposed I/O ESD clamp is based on silicon controlled rectifiers (SCR) and possesses improved snapback and bidirectional characteristics owing to the insertion of an improved floating region. The proposed ESD power clamp has an excellent clamping ability and a high holding voltage owing to the use of a lateral insulated gate bipolar transistor (LIGBT). The ESD protection circuit is fabricated using a 0.18 ㎛ bipolar-CMOSDMOS (BCD) process and is properly placed in the ESD clamp position. Consequently, the proposed ESD protection circuit contributes toward improving the area efficiency and reliability of the integrated circuit. The electrical properties and robustness were analyzed using a transmission line pulse (TLP) system and an ESD pulse generator. According to the measurements, the proposed whole-chip ESD protection circuit is robust enough to discharge 8 ㎸ HBM and 800 V MM in four ESD stress modes for the input and output units (PD: positive -VDD, ND: negative -VDD, PS: positive -VSS, and NS: negative -VSS) as well as in the DS (VDD to VSS) mode between VDD and VSS.
상세정보 수정요청해당 페이지 내 제목·저자·목차·페이지
정보가 잘못된 경우 알려주세요!

목차

  1. Abstract
  2. I. INTRODUCTION
  3. II. PROPOSED ESD PROTECTION CIRCUIT
  4. III. MEASUREMENT RESULTS AND DISCUSSION
  5. V. CONCLUSIONS
  6. REFERENCES

참고문헌

참고문헌 신청

최근 본 자료

전체보기