메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
(Kangwon National University) (Kangwon National University)
저널정보
대한전기학회 전기학회논문지 전기학회논문지 제72권 제4호
오류 신고하기

피인용 0

검색

    초록·키워드

    In semiconductors, various defect patterns appear on the wafer map due to problems in the design and manufacturing process. Analysis of generated defect patterns will reduce the rate of defects and enable the production of high-quality semiconductors. Considering the number of semiconductors produced, performing defect analysis by human resources is inefficient. Recently, as hardware performance has improved, high-performance deep learning models have been designed. These models show high performance in image classification and have advantages in terms of processing speed. Therefore, this paper used EfficientNetV2 designed to achieve maximum efficiency with few parameters for semiconductor failure analysis. Identifying the location of defects is a critical element of defect analysis, not just classifying defect patterns. Therefore, in this study, we used Grad-CAM to identify the classification of defect patterns and their approximate location. Wafer map dataset is difficult to collect as data includes defects in manufacturing companies" processes. To train EfficientNetV2, we used the WM-811K dataset, a publicly available dataset on Kaggle. This dataset has an imbalance in the number of data between classes. We increased the data using Flip and Rotate to address the dataset"s imbalances, ultimately improving the classification performance. The test results showed an accuracy of 0.944 and an F1-score of 0.929.

    최근 본 자료 전체보기

      UCI(KEPA) : I410-ECN-0101-2023-560-001328017