메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
저널정보
전력전자학회 전력전자학회논문지 전력전자학회 논문지 제28권 제5호
오류 신고하기

피인용 0

검색

    초록·키워드

    This paper proposed a DC link voltage balancing control and output voltage synthesis using offset voltage for three-level inverters. In the three-level inverter, upper/lower DC link voltage imbalance may occur depending on the switching state, and if the imbalance is large, the switching devices may be damaged. In the voltage command near the peak and valley of the carrier, the gating signal may not be generated due to dead time, and distortion may occur in the inverter output voltage and current. This paper proposed a method that limits the offset voltage synthesis region while considering inverter nonlinearity and achieves DC link voltage balancing control using the limited offset voltage. Through this method, the output voltage distortion was reduced, and the DC link voltage was balanced. The proposed method was verified through experiments on a three-level TNPC inverter and 3.7 kW induction motor.

    최근 본 자료 전체보기