메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
(POSTECH) (POSTECH) (Handong Global University) (POSTECH) (POSTECH)
저널정보
대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.24 No.1
오류 신고하기

피인용 0

검색

    초록·키워드

    This work introduces a configurable lattice-based post-quantum cryptography processor designed specifically for lightweight IoT devices. It accelerates the computation of Key-Encapsulation Mechanism (KEM) and Digital Signature Algorithm (DSA) based on module learning with errors algorithm (MLWE). In order to minimize both hardware cost and energy consumption, the processor incorporates a Barrett reduction algorithm method for efficient number-theoretic transform calculations and implements real-time processing for polynomial sampling. The chip is fabricated on a 28 nm CMOS technology process. It achieves the state-of-the-art power efficiencies and latency in MLWE-based PQC.

    최근 본 자료 전체보기