메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
(Kangwon National University) (Kangwon National University)
저널정보
대한전기학회 전기학회논문지 전기학회논문지 제74권 제6호
오류 신고하기

피인용 0

검색

    초록·키워드

    In semiconductor manufacturing, defects on wafer maps often arise due to process-related issues. Recognizing and analyzing these defect patterns is crucial for the early detection of manufacturing faults, enabling proactive defect prediction and ultimately enhancing semiconductor yield rates. In real-world manufacturing, wafers commonly exhibit not only singular defects but also multiple concurrent defects, adding complexity to the analysis. Therefore, this study proposes a deep learning-based model for wafer map multi-defect pattern classification. We employ the ViT-B model for classification and utilize TrivialAugment to increase the diversity of wafer map images used in training. Additionally, two optimizers were applied to facilitate the smooth convergence of the model's loss function, allowing for a comparative performance evaluation. On the MixedWM38 dataset, which comprises 38 classes, our model enhanced with TrivialAugment and Adagrad achieved F1-scores of 0.984 for single defects, 0.987 for double defects, 0.982 for triple defects, and 0.986 for quadruple defects.

    최근 본 자료 전체보기

      UCI(KEPA) : I410-151-25-02-093112192