메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
(Sathyabama Institute of Science and Technology) (VIT Chennai) (VIT Chennai)
저널정보
대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.25 No.4
오류 신고하기

피인용 0

검색

    초록·키워드

    Over the past few years, the demand for energy efficient and secure Internet of Things (IoT) devices has surged to a greater extent. Hardware cryptographic modules are being widely employed in IoT devices which are vulnerable to power analysis (PA) attacks. The non-linear multiplicative inverse unit employed in S-box has been majorly identified for purpose of analyzing the susceptibility of cryptographic modules against PA attacks. In this paper, the multiplicative unit of S-Box circuit is designed using positive feedback symmetric adiabatic logic (PFSAL). Energy efficiency of PFSAL is discussed and validated by comparison with the commonly employed adiabatic logic circuits, such as SQAL (secure quasi adiabatic logic), CSSAL (charge sharing symmetric adiabatic logic), FinSAL (FinFET based secure adiabatic logic) and EE-SPFAL (energy efficient symmetric positive feedback adiabatic logic). Further, the security characteristics of PFSAL based multiplicative circuit proves its resilience against PA attacks. Circuits have been designed and simulated using FinFET 32 nm BSIMCMG model files using Cadence®Virtuoso EDA tools. Spice simulations show the proposed PFSAL based circuit is 57%, 59%, and 12% more energy efficient than FinFET based SQAL, CSSAL and FinSAL counterparts.

    최근 본 자료 전체보기

      UCI(KEPA) : I410-151-25-02-093953513