메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
(Handong Global University) (Gyeongsang National University) (Handong Global University) (Handong Global University)
저널정보
대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.25 No.6
오류 신고하기

피인용 0

검색

    초록·키워드

    This paper proposes a high-resolution time-to-digital converter (TDC) featuring a coarse-to-fine architecture that integrates a 13-stage ring oscillator for coarse measurement and a flash ADC for sub-phase fine correction. To address differential nonlinearity (DNL) induced by fixed ADC reference voltage, we introduce two calibration techniques: an adaptive reference voltage calibration loop–comprising a peak detector, comparator, delta-sigma modulator, and 1-bit DAC–that dynamically aligns the flash ADC reference to the actual input peak across ZONEs (coarse quantization regions), and a digital linearity correction that subdivides each of the 13 ZONEs into four sub-ZONEs (totaling 52) with lookup-table-based error compensation. Post-layout simulations in 28 nm CMOS demonstrate a time resolution of 1.12 ps, conversion range of 63 ns, conversion time of 5.6 ns, DNL of 1:5 LSB, INL of 5 LSB, and power consumption of 5.42 mW within a 0.625 mm² core area. These results confirm the suitability of TDC for applications requiring both high speed and high accuracy.

    최근 본 자료 전체보기

      UCI(KEPA) : I410-151-26-02-094677526