메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
(국립금오공과대) (국립금오공과대) (국립금오공과대) (국립금오공과대)
저널정보
전력전자학회 전력전자학회논문지 전력전자학회 논문지 제31권 제5호
오류 신고하기

피인용 0

검색

    초록·키워드

    This paper presents a hybrid deep learning framework for fault diagnosis and degradation prediction of power semiconductor MOSFETs. The proposed model combines a multilayer perceptron for extracting static multi-parameter features with a long short-term memory network for learning temporal degradation patterns, forming a multi-task architecture that facilitates the simultaneous classification of device health states and prediction of future degradation trends. The input dataset integrates MATLAB/Simulink-based simulation data with the NASA Prognostics Center of Excellence MOSFET degradation benchmark dataset. Key degradation-sensitive parameters, such as threshold voltage, drain-source voltage, drain current, on-state resistance, body-diode voltage, and junction temperature, are used as input features. A health-score metric is utilized to classify device states into normal, warning, and fault categories. Validation results demonstrate classification accuracies of 98% and 95% on the validation and test sets, respectively. Overall, these results confirm that the proposed framework effectively captures degradation characteristics and provides a viable foundation for predictive maintenance of power semiconductor devices.

    최근 본 자료 전체보기