지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 저널정보
- Korean Institute of Information Scientists and Engineers Journal of Computing Science and Engineering Journal of Computing Science and Engineering Vol.3 No.4
- 발행연도
- 2009.12
- 수록면
- 195 - 215 (21page)
이용수
초록· 키워드
오류제보하기
Worst-case execution time (WCET) analysis is critical for hard real-time systems to ensure that different tasks can meet their respective deadlines. While significant progress has been made for WCET analysis of instruction caches, the data cache timing analysis, especially for setassociative data caches, is rather limited. This paper proposes an approach to safely and tightly bounding data cache performance by computing the worst-case stack distance of data cache accesses. Our approach can not only be applied to direct-mapped caches, but also be used for set-associative or even fully-associative caches without increasing the complexity of analysis. Moreover, the proposed approach can statically categorize worst-case data cache misses into cold, conflict, and capacity misses, which can provide useful insights for designers to enhance the worst-case data cache performance. Our evaluation shows that the proposed data cache timing analysis technique can safely and accurately estimate the worst-case data cache performance, and the overestimation as compared to the observed worst-case data cache misses is within 1% on average.
목차
1. INTRODUCTION
2. STACK DISTANCE BASED WORST-CASE DATA CACHE ANALYSIS
3. EVALUATION METHODOLOGY
4. EXPERIMENTAL RESULTS
5. RELATED WORK
6. CONCLUSION
ACKNOWLEDGMENT
REFERENCES
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
A Study on Constructing the Embedded Systems based on Higher value
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2007 .07
-
A study on the Efficiency Cache Model based on the Embedded Systems
INTERNATIONAL CONFERENCE ON FUTURE INFORMATION & COMMUNICATION ENGINEERING
2014 .06
-
An auto-resize cache structure for high-performance and low-power
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2009 .07
-
The Design of Cache Architecture in 32-bit RISC for the Performance Improvement
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2007 .07
-
Dynamic Probabilistic Caching Algorithm with Content Priorities for Content-Centric Networks
[ETRI] ETRI Journal
2017 .10
-
A New Hybrid Architecture for Cooperative Web Caching
JUCT : Journal of Ubiquitous Convergence Technology
2008 .05
-
Preventing Fast Wear-out of Flash Cache with An Admission Control Policy
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2015 .10
-
누전 에너지 관리를 고려한 공유 캐시 파티션 정책
대한전자공학회 학술대회
2007 .11
-
3D graphics cache system to maximize memory utilization for an embedded system
대한전자공학회 ISOCC
2009 .11
-
이기종 저장장치를 위한 제거 비용 평가 기반 캐시 관리 기법
대한임베디드공학회논문지
2012 .01
-
Static Timing Analysis of Shared Caches for Multicore Processors
Journal of Computing Science and Engineering
2012 .12
-
Adaptive Cache-Line Size Management on 3D Integrated Microprocessors
대한전자공학회 ISOCC
2009 .11
-
Bounding Worst-Case Performance for Multi-Core Processors with Shared L2 Instruction Caches
Journal of Computing Science and Engineering
2011 .03
-
선택적 캐시 플러시를 위한 캐시 구현
대한전자공학회 학술대회
2015 .11
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2010-569-002874987