FPGA-Based Binary Labeling Signal Transmission System

Toshiyuki Inoue; Kohei Nomura; Ryosuke Noguchi; Natsuyuki Koda; Akira Tsuchiya; Keiji Kishine

doi:10.5573/JSTS.2019.19.3.276

추천

검색

질문

자료유형: 학술저널

저자정보: Toshiyuki Inoue (The University of Shiga Prefecture) Kohei Nomura (The University of Shiga Prefecture) Ryosuke Noguchi (The University of Shiga Prefecture) Natsuyuki Koda (The University of Shiga Prefecture) Akira Tsuchiya (The University of Shiga Prefecture) Keiji Kishine (The University of Shiga Prefecture)

저널정보: 대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.19 No.3

발행연도: 2019.6

수록면: 276 - 286 (11page)

DOI: 10.5573/JSTS.2019.19.3.276

이용수

📌

연구주제

📖

연구배경

🔬

연구방법

🏆

연구결과

초록· 키워드

오류제보하기

We implemented and evaluated our newly developed binary labeling signal transmission system using field-programmable gate arrays. In this system, the state of “0” or “1” of labeling signals is related to modulation or non-modulation of frame signals, and the labeling signals can be multiplexed to frame signals and transmitted without changing the configuration of the original frame signal. We designed a modulation-system protocol for implementing the above system and propose a digital smoothing technique for stabilizing a phase-locked loop circuit. We verified that our digital smoothing technique prevents bit error of the modulated frame signals in the implemented transmitter. The labeling signal multiplexed to the frame signals is demodulated without bit error in the implemented transceiver.

#Optical fiber communication #transceiver circuit #PLL #FPGA #labeling

참고문헌 (33)

참고문헌 신청

“Cisco Visual Networking Index: Global Mobile Data Traffic Forecast Update, 2016-2021,” Cisco White Paper, Feb., 2017.

V. Alwayn, Optical Network Design and Implementation. Cisco Press, 2004.

G. Keiser, Optical Fiber Communications, 4th ed. McGraw-Hill, 2010.

P. C. Chiang, H. W. Hung, H. Y. Chu, G. S. Chen, and J. Lee, “60Gb/s NRZ and PAM4 transmitters for 400GbE in 65nm CMOS,” Solid-State Circuits Conference, 2014, ISSCC 2014, IEEE International, pp. 42-43, Feb., 2014.

M. Bassi, F. Radice, M. Bruccoleri, S. Erba, and A. Mazzanti, “A 45Gb/s PAM-4 transmitter delivering 1.3Vppd output swing with 1V supply in 28nm CMOS FDSOI,” Solid-State Circuits Conference, 2016, ISSCC 2016, IEEE International, pp. 66-67, Jan., 2016.

함께 읽어보면 좋을 논문

논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!