Among the parasitic components of MOSFET transistors, the gate resistance affects high frequency performance metrics such as cut-off frequency, maximum frequency of oscillation, and time response. To obtain gate resistance, Y-parameter analysis is used in 3-D device simulator. This paper proposes a compact gate resistance model for FinFET. The proposed model achieves less than 6 percent error compared to 3-D device simulation results and this method can be applied to other multi-gate transistor structure.