메뉴 건너뛰기
.. 내서재 .. 알림
소속 기관/학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
로그인 회원가입 고객센터 ENG
주제분류

추천
검색

논문 기본 정보

자료유형
학술저널
저자정보
Reza Choupan (Urmia University) Daryoush Nazarpour (Urmia University) Sajjad Golshannavaz (Urmia University)
저널정보
한국전기전자재료학회 Transactions on Electrical and Electronic Materials Transactions on Electrical and Electronic Materials 제18권 제4호
발행연도
2017.8
수록면
229 - 236 (8page)
DOI
https://doi.org/10.4313/TEEM.2017.18.4.229

이용수

표지
📌
연구주제
📖
연구배경
🔬
연구방법
🏆
연구결과
AI에게 요청하기
추천
검색

초록· 키워드

오류제보하기
This paper deals with the design and implementation of an efficient topology for cascaded multilevel inverters with reducedpart counts. In the proposed design, a well-established basic unit is first developed. The series extension of this unit resultsin the formation of the proposed multilevel inverter. The proposed design minimizes the number of power electroniccomponents including insulated-gate bipolar transistors and gate driver circuits, which in turn cuts down the size of theinverter assembly and reduces the operating power losses. An explicit control strategy with enhanced device efficiency is alsoacquired. Thus, the part count reductions enhance not only the economical merits but also the technical features of the entiresystem. In order to accomplish the desired operational aspects, three algorithms are considered to determine the magnitudesof the dc voltage sources effectively. The proposed topology is compared with the conventional cascaded H-bridge multilevelinverter topology, to reflect the merits of the presented structure. In continue, both the analytical and experimental results ofa cascaded 31-level structure are analyzed. The obtained results are discussed in depth, and the exemplary performance ofthe proposed structure is corroborated.

목차

등록된 정보가 없습니다.

참고문헌 (22)

참고문헌 신청

함께 읽어보면 좋을 논문

논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!

이 논문의 저자 정보

최근 본 자료

전체보기

댓글(0)

0