지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 발행연도
- 2017.1
- 수록면
- 262 - 271 (10page)
이용수
초록· 키워드
오류제보하기
This paper studies the performances of five typical Phase-locked Loops (PLLs) for distorted and unbalanced grid, which are the Decoupled Double Synchronous Reference Frame PLL (DDSRF-PLL), Double Second-Order Generalized Integrator PLL (DSOGI-PLL), Double Second-Order Generalized Integrator Frequency-Lock Loop (DSOGI-FLL), Double Inverse Park Transformation PLL (DIPT-PLL) and Complex Coefficient Filter based PLL (CCF-PLL). Firstly, the principles of each method are meticulously analyzed and their unified small-signal models are proposed to reveal their interior relations and design control parameters. Then the performances are compared by simulations and experiments to investigate their dynamic and steady-state performances under the conditions of a grid voltage with a negative sequence component, a voltage drop and a frequency step. Finally, the merits and drawbacks of each PLL are given. The compared results provide a guide for the application of current control, low voltage ride through (LVRT), and unintentional islanding detection.
목차
Abstract
I. INTRODUCTION
II. THREE-PHASE PHASE-LOCK LOOP SYNCHRONIZATION TECHNIQUE
III. PARAMETER DESIGN AND ANALYSIS
IV. SIMULATION AND EXPERIMENTAL RESULTS
V. CONCLUSIONS
REFERENCES
참고문헌 (22)
참고문헌 신청
[학술지(정기간행물)] - Qingsong Wang / 2016 / A Novel Controller for Electric Springs Based on Bode Diagram Optimization / Journal of Power Electronics 16 (4) : 1396 ~ 1406
[학술지(정기간행물)] - W. Wang / 2016 / Principle and design of a single-phase inverter based grounding system for neutral-to-ground voltage compensation in distribution networks / IEEE Trans. Ind. Electron. 99 : 1 ~ 1
[학술대회논문] - V. Kaura / 1996 / Operation of a phase locked loop system under distorted utility conditions / 11 th Annual Applied Power Electronics Conference and Exposition (APEC)
[학술대회논문] - K. Young / 2009 / SRF-PLL with dynamic center frequency for improved phase detection / 2009IEEE International Conference on Clean Electrical Power : 212 ~ 216
[학술지(정기간행물)] - 성의석 / 2016 / Analysis of Phase Error Effects Due to Grid Frequency Variation of SRF-PLL Based on APF / Journal of Power Electronics 16 (1) : 18 ~ 26
[학술지(정기간행물)] - W. Wang / 2016 / Principle and design of a single-phase inverter based grounding system for neutral-to-ground voltage compensation in distribution networks / IEEE Trans. Ind. Electron. 99 : 1 ~ 1
[학술대회논문] - V. Kaura / 1996 / Operation of a phase locked loop system under distorted utility conditions / 11 th Annual Applied Power Electronics Conference and Exposition (APEC)
[학술대회논문] - K. Young / 2009 / SRF-PLL with dynamic center frequency for improved phase detection / 2009IEEE International Conference on Clean Electrical Power : 212 ~ 216
[학술지(정기간행물)] - 성의석 / 2016 / Analysis of Phase Error Effects Due to Grid Frequency Variation of SRF-PLL Based on APF / Journal of Power Electronics 16 (1) : 18 ~ 26
함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Benchmarking of Small-signal Dynamics of single-phase PLLs
ICPE(ISPE)논문집
2015 .06
-
A Method to Improve the Performance of Phase-Locked Loop (PLL) for a Single-Phase Inverter Under the Non-Sinusoidal Grid Voltage Conditions
전력전자학회 학술대회 논문집
2017 .11
-
A Method to Improve the Performance of Phase-Locked Loop (PLL) for a Single-Phase Inverter Under the Non-Sinusoidal Grid Voltage Conditions
전력전자학회논문지
2018 .08
-
Double-PLL을 이용한 홀 센서 기반 PMSM 제어의 위치 추정 성능 개선
전력전자학회논문지
2017 .06
-
실시간 시뮬레이션 시스템을 이용한 PLL 설계
Proceedings of KIIT Conference
2018 .06
-
Design of a High-performance High-pass Generalized Integrator Based Single-phase PLL
JOURNAL OF POWER ELECTRONICS
2017 .09
-
A Hybrid Filtering Stage Based Quasi-type-1 PLL under Distorted Grid Conditions
JOURNAL OF POWER ELECTRONICS
2017 .05
-
Dynamics Assessment of Grid-Synchronization Algorithms for Single-Phase Grid-Connected Converters
ICPE(ISPE)논문집
2015 .06
-
Benchmarking of Phase Locked Loop based Synchronization Techniques for Grid-Connected Inverter Systems
ICPE(ISPE)논문집
2015 .06
-
CMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies
Journal of Electromagnetic Engineering And Science
2017 .04
-
A Robust PLL Technique using a Digital Lock-In Amplifier under the Non-Sinusoidal Grid Conditions
ICPE(ISPE)논문집
2019 .05
-
Study on Low-jitter and Low-power PLL Architectures for Mobile Audio Systems
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2022 .12
-
계통연계형 단상 인버터의 ZVRT (Zero Voltage Ride Through)를 위한 PLL 제어 전략
전력전자학회논문지
2019 .06
-
Performance Evaluations of Four MAF-Based PLL Algorithms for Grid-Synchronization of Three-Phase Grid-Connected PWM Inverters and DGs
JOURNAL OF POWER ELECTRONICS
2016 .09
-
Type-3 PLL Based Speed Estimation Scheme for Sensorless Linear Induction Motor Drives
ICPE(ISPE)논문집
2019 .05
-
DC 오프셋 제거 성능을 갖는 단상 PLL 설계
전기학회논문지
2024 .12
-
계통연계형 단상 태양광 인버터 PLL 분석
대한전기학회 학술대회 논문집
2019 .07
-
주파수 변동시 불평형 전압에 강인한 DSC-PLL 설계 연구
전기학회논문지
2018 .11
-
Suppression of Harmonics and Instabilities of Single-Phase Inverters Caused by Delay-based Phase-Locked Loop in the Weak Grid
ICPE(ISPE)논문집
2019 .05
-
3상 계통 연계형 인버터의 PLL 방법
대한전기학회 학술대회 논문집
2023 .10
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2017-560-002047870