메뉴 건너뛰기
소속 기관 / 학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
고객센터 ENG
주제분류

논문 기본 정보

저자정보
(J. C. Bose University of Science & Technology) (Amity University Haryana) (J. C. Bose University of Science & Technology) (J. C. Bose University of Science & Technology) (J. C. Bose University of Science & Technology)
저널정보
대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.20 No.3
오류 신고하기

피인용 0

검색

    초록·키워드

    The rapidly growth in semiconductor industry puts huge demand of scalable devices with low standby power for future VLSI chips. The further mitigation in device dimension becomes a challenging task due to the existence of unavoidable short channel effects. The introduction of gate stack and channel engineering in MOSFET devices open a new window for future generation devices. This paper presents gate stack structure with low-κ dielectric material as silicon oxide and replacement of various high-κ dielectric materials to analyze the device performance. The unification of new oxide material in the device enhances the immunity against SCEs and improves the gate leakage current. Dual-Halo Dual-Dielectric Triple Material Surrounding Gate (DH-DD-TM-SG) MOSFET has shown better performance with high dielectric constant materials. The device exhibits more value of transconductance with high-κ dielectrics.

    최근 본 자료 전체보기