메뉴 건너뛰기
.. 내서재 .. 알림
소속 기관/학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
로그인 회원가입 고객센터 ENG
주제분류

추천
검색
질문

논문 기본 정보

자료유형
학술대회자료
저자정보
Yan Li (China University of Mining and Technology) Xibo Yuan (China University of Mining and Technology) Yonglei Zhang (China University of Mining and Technology) Kai Wang (China University of Mining and Technology) Yipu Xu (China University of Mining and Technology) Zihao Wang (China University of Mining and Technology)
저널정보
전력전자학회 ICPE(ISPE)논문집 ICPE 2023-ECCE Asia
발행연도
2023.5
수록면
2,010 - 2,017 (8page)

이용수

표지
📌
연구주제
📖
연구배경
🔬
연구방법
🏆
연구결과
AI에게 요청하기
추천
검색
질문

초록· 키워드

오류제보하기
Paralleling SiC power modules is usually used to increase the limited current capability of SiC devices. Under very fast switching speeds (<100ns) of SiC MOSFETs, how to select the gate driver topology which effect dynamic current balance is very important. At present, the gate driver topologies for high-power paralleled SiC modules still follow the existing schemes for silicon counterparts, such as the isolated gate driver (IGD) structure, the non-isolated gate driver direct push-pull (NIGD-DPP) structure, and the non-isolated gate driver indirect push-pull (NIGD-IPP) structure. However, little literature has systematically compared and evaluated the suitability of the above gate driver topologies for paralleling high-power high-speed SiC modules. Therefore, this article presents a symmetrical bus structure with three paralleled power modules (1200V, 300A each). On the basis of this bus structure, the above three passive gate driver topologies are analyzed and compared. Effective current sharing has been achieved for the three paralleled SiC power modules.

목차

Abstract
I. INTRODUCTION
II. A TEST PLATFORM WITH SYMMETRICAL BUSBAR STRUCTURE
III. DYNAMIC PERFORMANCE COMPARISON OF THREE GATE DRIVER TOPOLOGIES
IV. CONCLUSIONS
REFERENCES

참고문헌 (0)

참고문헌 신청

함께 읽어보면 좋을 논문

논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!

최근 본 자료

전체보기

댓글(0)

0